

# CMPE 310

Lecture 05 - 8086 Addressing modes and Instructions set


# Outline

Addressing modes

Instruction format



Instruction set

# Addressing Modes



# Addressing Modes

|                                 |
|---------------------------------|
| <b>1.Register Addressing</b>    |
| 2.Immediate Addressing          |
| 3.Direct Addressing             |
| 4.Register Indirect Addressing  |
| 5.Based Addressing              |
| 6.Indexed Addressing            |
| 7.Based Index Addressing        |
| 8.String Addressing             |
| 9.Direct I/O port Addressing    |
| 10.Indirect I/O port Addressing |
| 11.Relative Addressing          |
| 12.Implied Addressing           |



## Examples

MOV AL,CL - 8 bit transfer

MOV AH,CL - Mix upper and lower bytes

MOV AX, CX - 16-bit transfer

MOV EAX, ECX - 32-bit transfer

# Addressing Modes

|                                 |
|---------------------------------|
| 1.Register Addressing           |
| <b>2.Immediate Addressing</b>   |
| 3.Direct Addressing             |
| 4.Register Indirect Addressing  |
| 5.Based Addressing              |
| 6.Indexed Addressing            |
| 7.Based Index Addressing        |
| 8.String Addressing             |
| 9.Direct I/O port Addressing    |
| 10.Indirect I/O port Addressing |
| 11.Relative Addressing          |
| 12.Implied Addressing           |


## Examples

MOV AL,12h - 8-bit lower byte

MOV AH,12h - 8-bit upper byte


MOV AX, 1234h – 16-bit transfer

MOV EAX, 12345678h – 32-bit transfer



# Addressing Modes

|                                 |
|---------------------------------|
| 1.Register Addressing           |
| 2.Immediate Addressing          |
| <b>3.Direct Addressing</b>      |
| 4.Register Indirect Addressing  |
| 5.Based Addressing              |
| 6.Indexed Addressing            |
| 7.Based Index Addressing        |
| 8.String Addressing             |
| 9.Direct I/O port Addressing    |
| 10.Indirect I/O port Addressing |
| 11.Relative Addressing          |
| 12.Implied Addressing           |




## Examples

MOV AX, [F100h] - 16-bit offset in 8086

MOV EAX, [F100h] - 8,16, or 32-bit offset in  
32-bit processor

# Addressing Modes

|                                       |
|---------------------------------------|
| 1.Register Addressing                 |
| 2.Immediate Addressing                |
| 3.Direct Addressing                   |
| <b>4.Register Indirect Addressing</b> |
| 5.Based Addressing                    |
| 6.Indexed Addressing                  |
| 7.Based Index Addressing              |
| 8.String Addressing                   |
| 9.Direct I/O port Addressing          |
| 10.Indirect I/O port Addressing       |
| 11.Relative Addressing                |
| 12.Implied Addressing                 |




## Examples

MOV AX, [BX] - BX, BP, SI, or DI in 8086

MOV EAX, [EBX] - Any GPR in 32-bit processor

# Addressing Modes

|                                 |
|---------------------------------|
| 1.Register Addressing           |
| 2.Immediate Addressing          |
| 3.Direct Addressing             |
| 4.Register Indirect Addressing  |
| <b>5.Based Addressing</b>       |
| 6.Indexed Addressing            |
| 7.Based Index Addressing        |
| 8.String Addressing             |
| 9.Direct I/O port Addressing    |
| 10.Indirect I/O port Addressing |
| 11.Relative Addressing          |
| 12.Implied Addressing           |



## Examples

MOV AX, [BX+01h] - BX or BP in 8086

sign extended 8-bit or

unsigned 16-bit displacement


MOV EAX, [EBX+01h] - Any GPR in 32-bit processor

Adapted from lecture notes by Dr Chintan Patel and Avani Dave




# Addressing Modes

|                                 |
|---------------------------------|
| 1.Register Addressing           |
| 2.Immediate Addressing          |
| 3.Direct Addressing             |
| 4.Register Indirect Addressing  |
| 5.Based Addressing              |
| <b>6.Indexed Addressing</b>     |
| 7.Based Index Addressing        |
| 8.String Addressing             |
| 9.Direct I/O port Addressing    |
| 10.Indirect I/O port Addressing |
| 11.Relative Addressing          |
| 12.Implied Addressing           |



# Addressing Modes

|                                 |
|---------------------------------|
| 1.Register Addressing           |
| 2.Immediate Addressing          |
| 3.Direct Addressing             |
| 4.Register Indirect Addressing  |
| 5.Based Addressing              |
| 6.Indexed Addressing            |
| <b>7.Based Index Addressing</b> |
| 8.String Addressing             |
| 9.Direct I/O port Addressing    |
| 10.Indirect I/O port Addressing |
| 11.Relative Addressing          |
| 12.Implied Addressing           |



Adapted from lecture notes by Dr Chintan Patel and Avani Dave

|                                  |
|----------------------------------|
| 1.Register Addressing            |
| 2.Immediate Addressing           |
| 3.Direct Addressing              |
| 4.Register Indirect Addressing   |
| 5.Based Addressing               |
| 6.Indexed Addressing             |
| 7.Based Index Addressing         |
| <b>8.String Addressing</b>       |
| 9.Direct I/O port Addressing     |
| 10. Indirect I/O port Addressing |
| 11.Relative Addressing           |
| 12.Implied Addressing            |

Employed in string operations to operate on string data.

The effective address (EA) of source data is stored in **SI** register and the EA of destination is stored in **DI** register.

Segment register for calculating base address of source data is **DS** and that of the destination data is **ES**

**Example:**

**MOVSB** ; DS ← 1000h, SI ← 5000h  
; ES ← 7000h, DI ← 6000h

**MOVSW, MOVSD** for word or doubleword respectively

Operations:

BA - Base Address, MA – Memory Address (Physical Address)

**Calculation of source memory location:**

EA = SI      BA = DS \* 16<sub>10</sub>      MA = BA + EA

**Calculation of destination memory location:**

EA = DI      BA = ES \* 16<sub>10</sub>      MA = BA + EA

**If DF = 1, then SI – 1 and DI = DI - 1**

**If DF = 0, then SI +1 and DI = DI + 1**

|  |
|--|
| 1.Register Addressing                  |
| 2.Immediate Addressing                 |
| 3.Direct Addressing                    |
| 4.Register Indirect Addressing         |
| 5.Based Addressing                     |
| 6.Indexed Addressing                   |
| 7.Based Index Addressing               |
| 8.String Addressing                    |
| <b>9.Direct I/O port Addressing</b>    |
| <b>10.Indirect I/O port Addressing</b> |
| 11.Relative Addressing                 |
| 12.Implied Addressing                  |

These addressing modes are used to access data from standard I/O mapped devices or ports.

In direct port addressing mode, an 8-bit port address is directly specified in the instruction.

**Example: IN AL, [09h]**

Operations: Content of port with address 09h is moved to AL register.

|  |
|--|
| 1.Register Addressing                  |
| 2.Immediate Addressing                 |
| 3.Direct Addressing                    |
| 4.Register Indirect Addressing         |
| 5.Based Addressing                     |
| 6.Indexed Addressing                   |
| 7.Based Index Addressing               |
| 8.String Addressing                    |
| <b>9.Direct I/O port Addressing</b>    |
| <b>10.Indirect I/O port Addressing</b> |
| 11.Relative Addressing                 |
| 12.Implied Addressing                  |

In indirect port addressing mode, a 16-bit port address is specified in a register.

**Example: IN AL, [DX]**

Operations: Content of port with address in register DX is moved to AL register.

Can be a byte or word transfer in 8086 (e.g. AL or AX).

In 32-bit systems, can be byte, word or doubleword transfer (e.g. AL, AX, or EAX).

|                                 |
|---------------------------------|
| 1.Register Addressing           |
| 2.Immediate Addressing          |
| 3.Direct Addressing             |
| 4.Register Indirect Addressing  |
| 5.Based Addressing              |
| 6.Indexed Addressing            |
| 7.Based Index Addressing        |
| 8.String Addressing             |
| 9.Direct I/O port Addressing    |
| 10.Indirect I/O port Addressing |
| <b>11.Relative Addressing</b>   |
| 12.Implied Addressing           |

In this addressing mode, the effective address of a program instruction is specified relative to Instruction Pointer (IP) by an 8-bit signed displacement.

**Example: JZ 0Ah ; CS ← 7000H, IP ← 6500H**

Operations:

000Ah ← 0Ah (sign extend)

**If ZF = 1, then**

EA = IP + 000A<sub>h</sub>

BA = CS \* 16<sub>10</sub>

MA = BA + EA

If ZF = 1, then the program control jumps to new address calculated above.

If ZF = 0, then next instruction of the program is executed.

|                                  |
|----------------------------------|
| 1.Register Addressing            |
| 2.Immediate Addressing           |
| 3.Direct Addressing              |
| 4.Register Indirect Addressing   |
| 5.Based Addressing               |
| 6.Indexed Addressing             |
| 7.Based Index Addressing         |
| 8.String Addressing              |
| 9.Direct I/O port Addressing     |
| 10. Indirect I/O port Addressing |
| 11.Relative Addressing           |
| <b>12.Implied Addressing</b>     |

**Instructions** using this mode have **no operands**. The instruction itself will specify the data to be operated by the instruction.

**Example: CLC** - Clears the carry flag to zero.

**CLD** - Clears the Direction Flag (DF)

**STD** - Sets the Direction Flag (DF)

# Instruction Format





Image Source: 8086 User Manual, Page 4-19



# Instruction Format



| Field | Value | Function   |
|-------|-------|--|
| S     | 0     | No sign extension                                  |
|       | 1     | Sign extend 8-bit immediate data to 16 bits if W=1 |
| W     | 0     | Instruction operates on byte data                  |
|       | 1     | Instruction operates on word data                  |
| D     | 0     | Instruction source is specified in REG field       |
|       | 1     | Instruction destination is specified in REG field  |
| V     | 0     | Shift/rotate count is one                          |
|       | 1     | Shift/rotate count is specified in CL register     |
| Z     | 0     | Repeat/loop while zero flag is clear               |
|       | 1     | Repeat/loop while zero flag is set                 |

Image Source: 8086 User Manual, Page 4-19

Adapted from lecture notes by Dr Chintan Patel and Avani Dave

# Instruction Format




Table 4-8. MOD (Mode) Field Encoding

| CODE | EXPLANATION                              |
|------|--|
| 00   | Memory Mode, no displacement follows*    |
| 01   | Memory Mode, 8-bit displacement follows  |
| 10   | Memory Mode, 16-bit displacement follows |
| 11   | Register Mode (no displacement)          |

\*Except when R/M = 110, then 16-bit displacement follows

Table 4-10. R/M (Register/Memory) Field Encoding

| MOD = 11 |       |       | EFFECTIVE ADDRESS CALCULATION |                |                  |                   |
|----------|-------|-------|-------------------------------|----------------|------------------|-------------------|
| R/M      | W = 0 | W = 1 | R/M                           | MOD = 00       | MOD = 01         | MOD = 10          |
| 000      | AL    | AX    | 000                           | (BX) + (SI)    | (BX) + (SI) + D8 | (BX) + (SI) + D16 |
| 001      | CL    | CX    | 001                           | (BX) + (DI)    | (BX) + (DI) + D8 | (BX) + (DI) + D16 |
| 010      | DL    | DX    | 010                           | (BP) + (SI)    | (BP) + (SI) + D8 | (BP) + (SI) + D16 |
| 011      | BL    | BX    | 011                           | (BP) + (DI)    | (BP) + (DI) + D8 | (BP) + (DI) + D16 |
| 100      | AH    | SP    | 100                           | (SI)           | (SI) + D8        | (SI) + D16        |
| 101      | CH    | BP    | 101                           | (DI)           | (DI) + D8        | (DI) + D16        |
| 110      | DH    | SI    | 110                           | DIRECT ADDRESS | (BP) + D8        | (BP) + D16        |
| 111      | BH    | DI    | 111                           | (BX)           | (BX) + D8        | (BX) + D16        |

Image Source: 8086 User Manual, Page 4-19, 4-20

Adapted from lecture notes by Dr Chintan Patel and Avani Dave

# Instruction Format




Table 4-9. REG (Register) Field Encoding

| REG | W = 0 | W = 1 |
|-----|-------|-------|
| 000 | AL    | AX    |
| 001 | CL    | CX    |
| 010 | DL    | DX    |
| 011 | BL    | BX    |
| 100 | AH    | SP    |
| 101 | CH    | BP    |
| 110 | DH    | SI    |
| 111 | BH    | DI    |

Table 4-10. R/M (Register/Memory) Field Encoding

| MOD = 11 |       |       | EFFECTIVE ADDRESS CALCULATION |                |                  |                   |
|----------|-------|-------|-------------------------------|----------------|------------------|-------------------|
| R/M      | W = 0 | W = 1 | R/M                           | MOD = 00       | MOD = 01         | MOD = 10          |
| 000      | AL    | AX    | 000                           | (BX) + (SI)    | (BX) + (SI) + D8 | (BX) + (SI) + D16 |
| 001      | CL    | CX    | 001                           | (BX) + (DI)    | (BX) + (DI) + D8 | (BX) + (DI) + D16 |
| 010      | DL    | DX    | 010                           | (BP) + (SI)    | (BP) + (SI) + D8 | (BP) + (SI) + D16 |
| 011      | BL    | BX    | 011                           | (BP) + (DI)    | (BP) + (DI) + D8 | (BP) + (DI) + D16 |
| 100      | AH    | SP    | 100                           | (SI)           | (SI) + D8        | (SI) + D16        |
| 101      | CH    | BP    | 101                           | (DI)           | (DI) + D8        | (DI) + D16        |
| 110      | DH    | SI    | 110                           | DIRECT ADDRESS | (BP) + D8        | (BP) + D16        |
| 111      | BH    | DI    | 111                           | (BX)           | (BX) + D8        | (BX) + D16        |

Image Source: 8086 User Manual, Page 4-19, 4-20

Adapted from lecture notes by Dr Chintan Patel and Avani Dave

# Instruction Set

1. Data Transfer Instructions
2. Arithmetic Instructions
3. Logical Instructions
4. String manipulation Instructions
5. Process Control Instructions
6. Control Transfer Instructions

# Instruction Set

|                                     |
|-------------------------------------|
| <b>1.Data Transfer Instructions</b> |
| 2.Arithmetic Instructions           |
| 3.Logical Instructions              |
| 4.String manipulation Instructions  |
| 5.Process Control Instructions      |
| 6.Control Transfer Instructions     |

Instructions that are used to transfer data/ address in to registers, memory locations and I/O ports.

Generally involve two operands: **Source operand** and **Destination operand** of the same size.

**Source:** Register or a memory location or an immediate data  
**Destination :** Register or a memory location.

The size should be a either a byte or a word.

A 8-bit data can only be moved to 8-bit register/ memory and a 16-bit data can be moved to 16-bit register/ memory.

# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| 2.Arithmetic Instructions          |
| 3.Logical Instructions             |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |

Mnemonics: **MOV, XCHG, PUSH, POP, IN, OUT ...**

|   |   |
|---|---|
| <b>MOV reg2/ mem, reg1/ mem</b><br>MOV reg2, reg1<br>MOV mem, reg1<br>MOV reg2, mem | (reg2) ← (reg1)<br>(mem) ← (reg1)<br>(reg2) ← (mem) |
| <b>MOV reg/ mem, imm</b><br>MOV reg, imm<br>MOV mem, imm                            | (reg) ← imm<br>(mem) ← imm                          |
| <b>XCHG reg2/ mem, reg1</b><br>XCHG reg2, reg1<br>XCHG mem, reg1                    | (reg2) ↔ (reg1)<br>(mem) ↔ (reg1)                   |

**No memory to memory data transfer**

# Instruction Set

|                                     |
|-------------------------------------|
| <b>1.Data Transfer Instructions</b> |
| 2.Arithmetic Instructions           |
| 3.Logical Instructions              |
| 4.String manipulation Instructions  |
| 5.Process Control Instructions      |
| 6.Control Transfer Instructions     |


Mnemonics: MOV, XCHG, **PUSH, POP**, IN, OUT ...

|  |  |
|--|--|
| <b>PUSH reg16/ mem</b><br><br>PUSH reg16<br>PUSH mem | $SP \leftarrow SP - 2$<br>$MA_S = SS * 16_{10} + SP$<br>$[MA_S, MA_S+1] \leftarrow \text{reg16}$<br><br>$[MA_S, MA_S+1] \leftarrow \text{mem}$   |
| <b>POP reg16/ mem</b><br><br>POP reg16<br>POP mem    | $MA_S = SS * 16_{10} + SP$<br>$\text{reg16} \leftarrow [MA_S, MA_S+1]$<br><br>$[\text{mem}] \leftarrow [MA_S, MA_S+1]$<br>$SP \leftarrow SP + 2$ |

# Instruction Set

Mnemonics: MOV, XCHG, **PUSH**, POP, IN, OUT ...

|                                     |
|-------------------------------------|
| <b>1.Data Transfer Instructions</b> |
| 2.Arithmetic Instructions           |
| 3.Logical Instructions              |
| 4.String manipulation Instructions  |
| 5.Process Control Instructions      |
| 6.Control Transfer Instructions     |






# Instruction Set

|                                     |
|-------------------------------------|
| <b>1.Data Transfer Instructions</b> |
| 2.Arithmetic Instructions           |
| 3.Logical Instructions              |
| 4.String manipulation Instructions  |
| 5.Process Control Instructions      |
| 6.Control Transfer Instructions     |

Mnemonics: MOV, XCHG, **PUSH**, POP, IN, OUT ...



# Instruction Set

|                                     |
|-------------------------------------|
| <b>1.Data Transfer Instructions</b> |
| 2.Arithmetic Instructions           |
| 3.Logical Instructions              |
| 4.String manipulation Instructions  |
| 5.Process Control Instructions      |
| 6.Control Transfer Instructions     |

Mnemonics: MOV, XCHG, PUSH, POP, IN, OUT ...

|                                  |   |                                    |   |
|----------------------------------|---|------------------------------------|---|
| <b>IN reg, [DX]</b>              |   | <b>OUT [DX], reg</b>               |   |
| IN AL, [DX]<br>IN AX, [DX]       | $\text{PORT}_{\text{addr}} = \text{DX}$<br>$\text{AL} \longleftarrow [\text{PORT}]$<br><br>$\text{AX} \longleftarrow [\text{PORT}]$ | OUT [DX], AL<br>OUT [DX], AX       | $\text{PORT}_{\text{addr}} = \text{DX}$<br>$[\text{PORT}] \longleftarrow \text{AL}$<br><br>$[\text{PORT}] \longleftarrow \text{AX}$ |
| <b>IN reg, addr8</b>             |   | <b>OUT addr8, reg</b>              |   |
| IN AL, [addr8]<br>IN AX, [addr8] | $\text{AL} \longleftarrow [\text{addr8}]$<br>$\text{AX} \longleftarrow [\text{addr8}]$  | OUT [addr8], AL<br>OUT [addr8], AX | $[\text{addr8}] \longleftarrow \text{AL}$<br>$[\text{addr8}] \longleftarrow \text{AX}$  |

# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| <b>2.Arithmetic Instructions</b>   |
| 3.Logical Instructions             |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |

**Mnemonics:** ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...

|  |  |
|--|--|
| ADD reg2/ mem, reg1/mem                          |  |
| ADD reg2, reg1<br>ADD reg2, mem<br>ADD mem, reg1 | $reg2 \leftarrow reg2 + reg1$<br>$reg2 \leftarrow reg2 + [mem]$<br>$[mem] \leftarrow [mem] + reg1$ |
| ADD reg/mem, data                                |  |
| ADD reg, data<br>ADD mem, data                   | $reg \leftarrow reg + data$<br>$[mem] \leftarrow [mem] + data$                                     |
| ADD A, data                                      |  |
| ADD AL, data8<br>ADD AX, data16                  | $AL \leftarrow AL + data8$<br>$AX \leftarrow AX + data16$  |

# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| <b>2.Arithmetic Instructions</b>   |
| 3.Logical Instructions             |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |

**Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

|  |   |
|--|---|
| <b>ADC reg2/ mem, reg1/mem</b>                   |   |
| ADC reg2, reg1<br>ADC reg2, mem<br>ADC mem, reg1 | $reg2 \leftarrow reg2 + reg1 + CF$<br>$reg2 \leftarrow reg2 + [mem] + CF$<br>$[mem] \leftarrow [mem] + reg1 + CF$ |
| <b>ADC reg/mem, data</b>                         |   |
| ADC reg, data<br>ADC mem, data                   | $reg \leftarrow reg + data + CF$<br>$[mem] \leftarrow [mem] + data + CF$  |
| <b>ADDC A, data</b>                              |   |
| ADC AL, data8<br>ADC AX, data16                  | $AL \leftarrow AL + data8 + CF$<br>$AX \leftarrow AX + data16 + CF$   |

# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| <b>2.Arithmetic Instructions</b>   |
| 3.Logical Instructions             |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |

**Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

|  |  |
|--|--|
| <b>SUB reg2/ mem, reg1/mem</b>                   |  |
| SUB reg2, reg1<br>SUB reg2, mem<br>SUB mem, reg1 | $reg2 \leftarrow reg2 - reg1$<br>$reg2 \leftarrow reg2 - [mem]$<br>$[mem] \leftarrow [mem] - reg1$ |
| <b>SUB reg/mem, data</b>                         |  |
| SUB reg, data<br>SUB mem, data                   | $reg \leftarrow reg - data$<br>$[mem] \leftarrow [mem] - data$                                     |
| <b>SUB A, data</b>                               |  |
| SUB AL, data8<br>SUB AX, data16                  | $AL \leftarrow AL - data8$<br>$AX \leftarrow AX - data16$  |

# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| <b>2.Arithmetic Instructions</b>   |
| 3.Logical Instructions             |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |

**Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

|  |   |
|--|---|
| <b>SBB reg2/ mem, reg1/mem</b><br><br>SBB reg2, reg1<br>SBB reg2, mem<br>SBB mem, reg1 | <br><br>$reg2 \leftarrow reg2 - reg1 - CF$<br>$reg2 \leftarrow reg2 - [mem] - CF$<br>$[mem] \leftarrow [mem] - reg1 - CF$ |
| <b>SBB reg/mem, data</b><br><br>SBB reg, data<br>SBB mem, data                         | <br><br>$reg \leftarrow reg - data - CF$<br>$[mem] \leftarrow [mem] - data - CF$  |
| <b>SBB A, data</b><br><br>SBB AL, data8<br>SBB AX, data16                              | <br><br>$AL \leftarrow AL - data8 - CF$<br>$AX \leftarrow AX - data16 - CF$   |

# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| <b>2.Arithmetic Instructions</b>   |
| 3.Logical Instructions             |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |

**Mnemonics:** ADD, ADC, SUB, SBB, **INC, DEC**, MUL, DIV, CMP...

|   |  |
|---|--|
| <b>INC reg/ mem</b><br><br>INC reg8<br>INC reg16<br>INC mem | <br><br>$\text{reg8} \leftarrow \text{reg8} + 1$<br>$\text{reg16} \leftarrow \text{reg16} + 1$<br>$[\text{mem}] \leftarrow [\text{mem}] + 1$ |
| <b>DEC reg/ mem</b><br><br>DEC reg8<br>DEC reg16<br>DEC mem | <br><br>$\text{reg8} \leftarrow \text{reg8} - 1$<br>$\text{reg16} \leftarrow \text{reg16} - 1$<br>$[\text{mem}] \leftarrow [\text{mem}] - 1$ |

# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| <b>2.Arithmetic Instructions</b>   |
| 3.Logical Instructions             |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |

**Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

|                      |  |
|----------------------|--|
| <b>MUL reg/ mem</b>  |  |
| MUL reg              | <u>For byte</u> : $AX \leftarrow AL * \text{reg8}$<br><u>For word</u> : $DX:AX \leftarrow AX * \text{reg16}$     |
| MUL mem              | <u>For byte</u> : $AX \leftarrow AL * [\text{mem8}]$<br><u>For word</u> : $DX:AX \leftarrow AX * [\text{mem16}]$ |
| <b>IMUL reg/ mem</b> | Signed multiplication (Sign-extended)  |
| IMUL reg             | <u>For byte</u> : $AX \leftarrow AL * \text{reg8}$<br><u>For word</u> : $DX:AX \leftarrow AX * \text{reg16}$     |
| IMUL mem             | <u>For byte</u> : $AX \leftarrow AX * [\text{mem8}]$<br><u>For word</u> : $DX:AX \leftarrow AX * [\text{mem16}]$ |



# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| <b>2.Arithmetic Instructions</b>   |
| 3.Logical Instructions             |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |

**Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**

|                                       |   |
|---------------------------------------|---|
| <b>DIV reg/ mem</b><br><b>DIV reg</b> | <u>For 16-bit / 8-bit :</u><br>$AL \leftarrow AX / \text{reg8}$ Quotient<br>$AH \leftarrow AX \% \text{reg8}$ Remainder<br><u>For 32-bit / 16-bit :</u><br>$AX \leftarrow DX:AX / \text{reg16}$ Quotient<br>$DX \leftarrow DX:AX \% \text{reg16}$ Remainder         |
| <b>DIV mem</b>                        | <u>For 16-bit / 8-bit :</u><br>$AL \leftarrow AX / [\text{mem8}]$ Quotient<br>$AH \leftarrow AX \% [\text{mem8}]$ Remainder<br><u>For 32-bit / 16-bit :</u><br>$AX \leftarrow DX:AX / [\text{mem16}]$ Quotient<br>$DX \leftarrow DX:AX \% [\text{mem16}]$ Remainder |

# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| <b>2.Arithmetic Instructions</b>   |
| 3.Logical Instructions             |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |

**Mnemonics: ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, CMP...**  
Signed Division

|   |   |
|---|---|
| <b>IDIV reg/ mem</b><br><b>IDIV reg</b> | <u>For 16-bit / 8-bit :</u><br>AL $\leftarrow$ AX / reg8 Quotient<br>AH $\leftarrow$ AX % reg8 Remainder<br><u>For 32-bit / 16-bit :</u><br>AX $\leftarrow$ DX:AX / reg16 Quotient<br>DX $\leftarrow$ DX:AX % reg16 Remainder         |
| <b>IDIV mem</b>                         | <u>For 16-bit / 8-bit :</u><br>AL $\leftarrow$ AX / [mem8] Quotient<br>AH $\leftarrow$ AX % [mem8] Remainder<br><u>For 32-bit / 16-bit :</u><br>AX $\leftarrow$ DX:AX / [mem16] Quotient<br>DX $\leftarrow$ DX:AX % [mem16] Remainder |

# Instruction Set

**Mnemonics:** ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, **CMP...**

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| <b>2.Arithmetic Instructions</b>   |
| 3.Logical Instructions             |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |

|                                |   |
|--------------------------------|---|
| <b>CMP reg2/mem, reg1/ mem</b> | <b>Modify flags</b> $\leftarrow$ <b>reg2 – reg1</b><br><br>If reg2 > reg1 then CF=0, ZF=0, SF=0<br>If reg2 < reg1 then CF=1, ZF=0, SF=1<br>If reg2 = reg1 then CF=0, ZF=1, SF=0     |
| <b>CMP reg2, mem</b>           | <b>Modify flags</b> $\leftarrow$ <b>reg2 – [mem]</b><br><br>If reg2 > [mem] then CF=0, ZF=0, SF=0<br>If reg2 < [mem] then CF=1, ZF=0, SF=1<br>If reg2 = [mem] then CF=0, ZF=1, SF=0 |
| <b>CMP mem, reg1</b>           | <b>Modify flags</b> $\leftarrow$ <b>[mem] – reg1</b><br><br>If [mem] > reg1 then CF=0, ZF=0, SF=0<br>If [mem] < reg1 then CF=1, ZF=0, SF=1<br>If [mem] = reg1 then CF=0, ZF=1, SF=0 |

# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| <b>2.Arithmetic Instructions</b>   |
| 3.Logical Instructions             |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |

**Mnemonics:** ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, **CMP...**

|  |  |
|--|--|
| <b>CMP reg/mem, data</b><br><b>CMP reg, data</b> | <b>Modify flags</b> ← <b>reg – data</b><br><br>If reg > data then CF=0, ZF=0, SF=0<br>If reg < data then CF=1, ZF=0, SF=1<br>If reg = data then CF=0, ZF=1, SF=0         |
| <b>CMP mem, data</b>                             | <b>Modify flags</b> ← <b>[mem] – data</b><br><br>If [mem] > data then CF=0, ZF=0, SF=0<br>If [mem] < data then CF=1, ZF=0, SF=1<br>If [mem] = data then CF=0, ZF=1, SF=0 |

# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| <b>2.Arithmetic Instructions</b>   |
| 3.Logical Instructions             |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |

**Mnemonics:** ADD, ADC, SUB, SBB, INC, DEC, MUL, DIV, **CMP...**

|  |  |
|--|--|
| <b>CMP A, data</b><br><b>CMP AL, data8</b> | <b>Modify flags</b> ← <b>AL – data8</b><br><br>If $AL > data8$ then $CF=0, ZF=0, SF=0$<br>If $AL < data8$ then $CF=1, ZF=0, SF=1$<br>If $AL = data8$ then $CF=0, ZF=1, SF=0$           |
| <b>CMP AX, data16</b>                      | <b>Modify flags</b> ← <b>AX – data16</b><br><br>If $AX > data16$ then $CF=0, ZF=0, SF=0$<br>If $[mem] < data16$ then $CF=1, ZF=0, SF=1$<br>If $[mem] = data16$ then $CF=0, ZF=1, SF=0$ |

# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| 2.Arithmetic Instructions          |
| <b>3.Logical Instructions</b>      |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |

**Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

|  |  |
|--|--|
| <b>AND A, data</b><br>AND AL, data8<br>AND AX, data16              | AL ← AL & data8<br>AX ← AX & data16          |
| <b>AND reg/mem, data</b><br>AND reg, data8/16<br>AND mem, data8/16 | reg ← reg & data8/16<br>mem ← mem & data8/16 |

# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| 2.Arithmetic Instructions          |
| <b>3.Logical Instructions</b>      |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |

**Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

|  |   |
|--|---|
| <b>OR reg2/mem, reg1/mem</b><br>OR reg2,reg1<br>OR reg2,mem<br>OR mem,reg1 | $reg2 \leftarrow reg2 \mid reg1$<br>$reg2 \leftarrow reg2 \mid mem$<br>$mem \leftarrow mem \mid reg1$ |
| <b>OR reg/mem, data</b><br>OR reg, data8/16<br>OR mem, data8               | $reg \leftarrow reg \mid data8/16$<br>$mem \leftarrow mem \mid data$                                  |
| <b>OR A, data</b><br>OR AL, data8<br>OR AX, data16                         | $AL \leftarrow AL \mid data8$<br>$AX \leftarrow AX \mid data16$                                       |

# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| 2.Arithmetic Instructions          |
| <b>3.Logical Instructions</b>      |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |

**Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

|  |   |
|--|---|
| <b>XOR reg2/mem, reg1/mem</b><br>XOR reg2,reg1<br>XOR reg2,mem<br>XOR mem,reg1 | $reg2 \leftarrow reg2 \wedge reg1$<br>$reg2 \leftarrow reg2 \wedge mem$<br>$mem \leftarrow mem \wedge reg1$ |
| <b>XOR reg/mem, data</b><br>XOR reg, data8/16<br>XOR mem, data8                | $reg \leftarrow reg \wedge data8/16$<br>$mem \leftarrow mem \wedge data$                                    |
| <b>XOR A, data</b><br>XOR AL, data8<br>XOR AX, data16                          | $AL \leftarrow AL \wedge data8$<br>$AX \leftarrow AX \wedge data16$   |



# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| 2.Arithmetic Instructions          |
| <b>3.Logical Instructions</b>      |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |


**Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**

|  |  |
|--|--|
| <b>TEST reg2/mem, reg1/mem</b><br>TEST reg2,reg1<br>TEST reg2,mem<br>TEST mem,reg1 | Modify flags ← reg2 & reg1<br>Modify flags ← reg2 & mem<br>Modify flags ← mem & reg1 |
| <b>TEST reg/mem, data</b><br>TEST reg, data8/16<br>TEST mem, data8                 | Modify flags ← reg & data8/16<br>Modify flags ← mem & data                           |
| <b>TEST A, data</b><br>TEST AL, data8/16<br>TEST AX, data8                         | Modify flags ← AL & data8<br>Modify flags ← AX & data16                              |

# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| 2.Arithmetic Instructions          |
| <b>3.Logical Instructions</b>      |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |


**Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**



# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| 2.Arithmetic Instructions          |
| <b>3.Logical Instructions</b>      |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |

**Mnemonics: AND, OR, XOR, TEST, SHR, SHL, RCR, RCL ...**



# Instruction Set

|   |
|---|
| 1.Data Transfer Instructions              |
| 2.Arithmetic Instructions                 |
| 3.Logical Instructions                    |
| <b>4.String manipulation Instructions</b> |
| 5.Process Control Instructions            |
| 6.Control Transfer Instructions           |

**Mnemonics: : REP, MOVS, CMPS, SCAS, LODS, STOS...**

|   |  |
|---|--|
| <b>REP</b><br><b>REPZ/ REPE</b><br>(Repeat CMPS or SCAS until ZF = 0) | While CX = 0 and ZF = 1, repeat execution of string instruction and<br>CX ← CX - 1 |
| <b>REPNZ/ REPNE</b><br>(Repeat CMPS or SCAS until ZF = 1)             | While CX = 0 and ZF = 0, repeat execution of string instruction and<br>CX ← CX - 1 |

# Addressing Mode

|   |
|---|
| 1.Data Transfer Instructions              |
| 2.Arithmetic Instructions                 |
| 3.Logical Instructions                    |
| <b>4.String manipulation Instructions</b> |
| 5.Process Control Instructions            |
| 6.Control Transfer Instructions           |

|            |  |
|------------|--|
| <b>STD</b> | <b>Set direction flag <math>DF \leftarrow 1</math></b>   |
| <b>CLD</b> | <b>Clear direction flag <math>DF \leftarrow 0</math></b> |

# Instruction Set

|   |
|---|
| 1.Data Transfer Instructions              |
| 2.Arithmetic Instructions                 |
| 3.Logical Instructions                    |
| <b>4.String manipulation Instructions</b> |
| 5.Process Control Instructions            |
| 6.Control Transfer Instructions           |

**Mnemonics: : REP, MOVSB, CMPS, SCAS, LODS, STOS...**

|                              |  |
|------------------------------|--|
| <b>MOVSB</b><br><b>8bit</b>  | $MA = DS * 16_{10} + SI$<br>$MA_E = ES * 16_{10} + DI$<br>$(MA_E) \leftarrow (MA)$<br>If $DF = 0$ , then $DI \leftarrow DI + 1$ ; $SI \leftarrow SI + 1$<br>If $DF = 1$ , then $DI \leftarrow DI - 1$ ; $SI \leftarrow SI - 1$                     |
| <b>MOVSW</b><br><b>16bit</b> | $MA = DS * 16_{10} + SI$<br>$MA_E = ES * 16_{10} + DI$<br>$(MA_E ; MA_E + 1) \leftarrow (MA ; MA + 1)$<br>If $DF = 0$ , then $DI \leftarrow DI + 2$ ; $SI \leftarrow SI + 2$<br>If $DF = 1$ , then $DI \leftarrow DI - 2$ ; $SI \leftarrow SI - 2$ |

# Instruction Set

Mnemonics: : REP, MOVS, **CMPS**, SCAS, LODS, STOS...

|   |
|---|
| 1.Data Transfer Instructions              |
| 2.Arithmetic Instructions                 |
| 3.Logical Instructions                    |
| <b>4.String manipulation Instructions</b> |
| 5.Process Control Instructions            |
| 6.Control Transfer Instructions           |

|                              |   |
|------------------------------|---|
| <b>CMPSB</b><br><b>8bit</b>  | $MA = DS * 16_{10} + SI$<br>$MA_E = ES * 16_{10} + DI$<br><br><b>Modify flags</b> $\leftarrow (MA) - (MA_E)$<br><br>If $(MA) > (MA_E)$ , then $CF = 0; ZF = 0; SF = 0$<br>If $(MA) < (MA_E)$ , then $CF = 1; ZF = 0; SF = 1$<br>If $(MA) = (MA_E)$ , then $CF = 0; ZF = 1; SF = 0$<br><u>For byte operation</u><br>If $DF = 0$ , then $DI \leftarrow DI + 1; SI \leftarrow SI + 1$<br>If $DF = 1$ , then $DI \leftarrow DI - 1; SI \leftarrow SI - 1$ |
| <b>CMPSW</b><br><b>16bit</b> | <u>For word operation</u><br>If $DF = 0$ , then $DI \leftarrow DI + 2; SI \leftarrow SI + 2$<br>If $DF = 1$ , then $DI \leftarrow DI - 2; SI \leftarrow SI - 2$   |

# Instruction Set

Mnemonics: : REP, MOVS, CMPS, SCAS, LODS, STOS...

|   |
|---|
| 1.Data Transfer Instructions              |
| 2.Arithmetic Instructions                 |
| 3.Logical Instructions                    |
| <b>4.String manipulation Instructions</b> |
| 5.Process Control Instructions            |
| 6.Control Transfer Instructions           |

|                              |   |
|------------------------------|---|
| <b>SCASB</b><br><b>8bit</b>  | $MA_E = ES * 16_{10} + DI$<br><br><b>Modify flags</b> $\leftarrow AL - (MA_E)$<br><br>If $AL > (MA_E)$ , then $CF = 0; ZF = 0; SF = 0$<br>If $AL < (MA_E)$ , then $CF = 1; ZF = 0; SF = 1$<br>If $AL = (MA_E)$ , then $CF = 0; ZF = 1; SF = 0$<br>If $DF = 0$ , then $DI \leftarrow DI + 1$<br>If $DF = 1$ , then $DI \leftarrow DI - 1$                                  |
| <b>SCASW</b><br><b>16bit</b> | $MA_E = ES * 16_{10} + DI$<br><br><b>Modify flags</b> $\leftarrow AL - (MA_E)$<br><br>If $AX > (MA_E ; MA_E + 1)$ , then $CF = 0; ZF = 0; SF = 0$<br>If $AX < (MA_E ; MA_E + 1)$ , then $CF = 1; ZF = 0; SF = 1$<br>If $AX = (MA_E ; MA_E + 1)$ , then $CF = 0; ZF = 1; SF = 0$<br>If $DF = 0$ , then $DI \leftarrow DI + 2$<br>If $DF = 1$ , then $DI \leftarrow DI - 2$ |



# Instruction Set

|   |
|---|
| 1.Data Transfer Instructions              |
| 2.Arithmetic Instructions                 |
| 3.Logical Instructions                    |
| <b>4.String manipulation Instructions</b> |
| 5.Process Control Instructions            |
| 6.Control Transfer Instructions           |

**Mnemonics: : REP, MOVS, CMPS, SCAS, LODS, STOS...**

|              |   |
|--------------|---|
| <b>LODSB</b> | $MA = DS * 16_{10} + SI$<br>$AL \leftarrow (MA)$<br>If $DF = 0$ , then $SI \leftarrow SI + 1$<br>If $DF = 1$ , then $SI \leftarrow SI - 1$          |
| <b>LODSW</b> | $MA = DS * 16_{10} + SI$<br>$AX \leftarrow (MA ; MA + 1)$<br>If $DF = 0$ , then $SI \leftarrow SI + 2$<br>If $DF = 1$ , then $SI \leftarrow SI - 2$ |

# Addressing Mode

|   |
|---|
| 1.Data Transfer Instructions              |
| 2.Arithmetic Instructions                 |
| 3.Logical Instructions                    |
| <b>4.String manipulation Instructions</b> |
| 5.Process Control Instructions            |
| 6.Control Transfer Instructions           |

**Mnemonics: : REP, MOVS, CMPS, SCAS, LODS, STOS...**

|              |   |
|--------------|---|
| <b>STOSB</b> | $MA_E = ES * 16_{10} + DI$<br>$(MA_E) \leftarrow (AL)$<br>If $DF = 0$ , then $DI \leftarrow DI + 1$<br>If $DF = 1$ , then $DI \leftarrow DI - 1$            |
| <b>STOSW</b> | $MA_E = ES * 16_{10} + DI$<br>$(MA_E ; MA_E + 1) \leftarrow (AX)$<br>If $DF = 0$ , then $DI \leftarrow DI + 2$<br>If $DF = 1$ , then $DI \leftarrow DI - 2$ |

# Addressing Mode

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| 2.Arithmetic Instructions          |
| 3.Logical Instructions             |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |

|            |  |
|------------|--|
| <b>STC</b> | <b>Set CF <math>\leftarrow 1</math></b>                |
| <b>CLC</b> | <b>Clear CF <math>\leftarrow 0</math></b>              |
| <b>CMC</b> | <b>Complement carry CF <math>\leftarrow CF'</math></b> |

# Instruction Set

|                                       |
|---------------------------------------|
| 1.Data Transfer Instructions          |
| 2.Arithmetic Instructions             |
| 3.Logical Instructions                |
| 4.String manipulation Instructions    |
| <b>5.Process Control Instructions</b> |
| 6.Control Transfer Instructions       |

|                            |  |
|----------------------------|--|
| <b>STI</b>                 | <b>Set interrupt enable flag IF ← 1</b>  |
| <b>CLI</b>                 | <b>Clear interrupt enable flag IF ← 0</b>  |
| <b>NOP</b>                 | <b>No operation</b>  |
| <b>HLT</b>                 | <b>Halt after interrupt is set</b>   |
| <b>WAIT</b>                | <b>Wait for TEST pin active</b>  |
| <b>ESC opcode mem/ reg</b> | <b>Used to pass instruction to a coprocessor which shares the address and data bus with the 8086</b> |
| <b>LOCK</b>                | <b>Lock bus during next instruction</b>  |

# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| 2.Arithmetic Instructions          |
| 3.Logical Instructions             |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |

## 8086 Unconditional transfers

Transfer the control to a specific destination or target instruction

Do not affect flags

| Mnemonics                   | Explanation            |
|-----------------------------|------------------------|
| CALL reg/ mem/ disp16       | Call subroutine        |
| RET                         | Return from subroutine |
| JMP reg/ mem/ disp8/ disp16 | Unconditional jump     |

# Instruction Set

|  |
|--|
| 1.Data Transfer Instructions           |
| 2.Arithmetic Instructions              |
| 3.Logical Instructions                 |
| 4.String manipulation Instructions     |
| 5.Process Control Instructions         |
| <b>6.Control Transfer Instructions</b> |

## 8086 conditional transfers

| Operands | Comments                           |
|----------|------------------------------------|
| CALL     | CALL                               |
| JMP      | unconditional and conditional jump |

CALL works in combination with the RET instruction.

To calculate the address, the offset specified by the label L1 is added or subtracted from the current address of the JMP instruction.

If it's a forward jump, then the offset is added. EIP will hold this value.  
If it's a backward jump, the offset is subtracted. EIP will hold this value.

# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| 2.Arithmetic Instructions          |
| 3.Logical Instructions             |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |


Code being executed

```
CALL L1
MOV AX, BX

L1: MOV CX, AX
RET
```

State of registers and memory while CALL is executed. A CALL here is assumed to take 2 bytes of memory space.


Label L1 has the address 0F110h in memory.



Stack

Code

Memory



# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| 2.Arithmetic Instructions          |
| 3.Logical Instructions             |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |


Code being executed

```
CALL L1
MOV AX, BX

L1: MOV CX, AX
RET
```

State of registers and memory after RET is executed...

ESP/SP is updated after RET is executed.





# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| 2.Arithmetic Instructions          |
| 3.Logical Instructions             |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |

## 8086 unconditional transfers

| Operands   | Comments                           |
|------------|------------------------------------|
| CALL       | Call a subroutine                  |
| <b>JMP</b> | unconditional and conditional jump |

**JMP** Simply updates EIP to the location specified by its one and only operand.

To calculate the address, the offset specified by the label L1 is added or subtracted from the current address of the **JMP** instruction.

If it's a forward jump, then the offset is added. EIP will hold this value.

If it's a backward jump, the offset is subtracted. EIP will hold this value.

e.g. **JMP L1**

**L1: MOV AX, BX**

# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| 2.Arithmetic Instructions          |
| 3.Logical Instructions             |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |

## 8086 conditional transfers

| Operands         | Comments                       |
|------------------|--------------------------------|
| JNC              | Jump not carry                 |
| JE, JNE, JZ, JNZ | Jump equal/zero,not equal/zero |
| JA, JB, JAE, JBE | Jump above/below/or equal      |
| JG, JL, JGE, JLE | Jump greater/less/equal to     |
| JO, JNO          | Jump overflow/not overflow     |
| JS, JNS          | Jump sign/no sign              |
| JPO, JPE         | Jump parity odd/even           |
| JCXZ             | Jump if CX == 0                |

# Instruction Set

|                                    |
|------------------------------------|
| 1.Data Transfer Instructions       |
| 2.Arithmetic Instructions          |
| 3.Logical Instructions             |
| 4.String manipulation Instructions |
| 5.Process Control Instructions     |
| 6.Control Transfer Instructions    |

| Instruction Mnemonic              | Condition (Flag States) | Description               |
|-----------------------------------|-------------------------|---------------------------|
| <b>Unsigned Conditional Jumps</b> |                         |                           |
| JA/JNBE                           | (CF and ZF) = 0         | Above/not below or equal  |
| JAE/JNB                           | CF = 0                  | Above or equal/not below  |
| JB/JNAE                           | CF = 1                  | Below/not above or equal  |
| JBE/JNA                           | (CF or ZF) = 1          | Below or equal/not above  |
| JC                                | CF = 1                  | Carry                     |
| JE/JZ                             | ZF = 1                  | Equal/zero                |
| JNC                               | CF = 0                  | Not Carry                 |
| JNE/JNZ                           | ZF = 0                  | Not equal/not zero        |
| JNP/JPO                           | PF = 0                  | Not parity/parity odd     |
| JP/JPE                            | PF = 1                  | Parity/parity even        |
| JCXZ                              | CX = 0                  | Register CX is zero       |
| JECXZ                             | ECX = 0                 | Register ECX is zero      |
| JRCXZ                             | RCX = 0                 | Register RCX is zero      |
| <b>Signed Conditional Jumps</b>   |                         |                           |
| JG/JNLE                           | SF = OF, and ZF = 0     | Greater/not less or equal |
| JGE/JNL                           | SF = OF                 | Greater or equal/not less |
| JL/JNGE                           | SF ≠ OF                 | Less/not greater or equal |
| JLE/JNG                           | SF ≠ OF, or ZF = 1      | Less or equal/not greater |
| JNO                               | OF = 0                  | Not overflow              |
| JNS                               | SF = 0                  | Not sign (non-negative)   |
| JO                                | OF = 1                  | Overflow                  |
| JS                                | SF = 1                  | Sign (negative)           |