

# CMPE-310

Lecture-03: 8086 Architecture

# Outline

8086 Architecture- Block diagram

Internal programmer visible registers

Memory segmentations

Real Mode Addressing

Real Mode Memory: 00000H-FFFFFFH (the first 1MB of main memory).

# Problem Statement

8085 processes sequential instructions.  
No concept of parallel processing.

Non-pipelined 8085



Slow processing, increasing chip frequency was the solution.  
Processor was stalled between two instructions fetch.

# Solution

Two ways to make CPU process information faster

Increase the working frequency -- technology dependent

Change CPU internal architecture

Pipeline is to allow the CPU to fetch and execute the instructions same time.

Non-pipelined 8085



Pipelined 8086



time




# Solution

Intel implemented the concept of pipelining by splitting the internal structure of 8086/8088 microprocessors into two sections that work simultaneously.

**Execution Unit (EU)**- Executes instructions previously fetched

**Bus Interface Unit (BIU)**- Fetches the instructions, accesses memory and peripherals


# 8086 Architecture



Source: 8086 Family Users Manual, Page 4-4

Registers

ALU




Instructions Queue

Image source: Wikimedia commons

# Programmer visible registers

Programmer visible registers:



# Programmer visible registers

## General Purpose Registers

**EAX: Accumulator** Referenced as EAX, AX, AL or AH.  
Used for mul., div., etc.  
Used to hold an offset.

**EBX: Base Index**  
Used to hold the offset of a data pointer.

**ECX: Count**  
Used to hold the count for some instructions, REP and LOOP.  
Used to hold the offset of a data pointer.

**EDX: Data**  
Used to hold a portion of the result for mul., of the operand for div.  
Used to hold the offset of a data pointer.



# Programmer visible registers

General Purpose Registers:

**ESI:** Source Index

Holds the base source pointer for string instructions.

**EBP:** Base Pointer

Holds the base pointer for memory data transfers.

**EDI:** Destination Index

Holds the base destination pointer for string instructions.

# Programmer visible registers

Special Purpose Registers:

**EIP:** Instruction Pointer:

Points to the next instruction in a code segment.

16-bits (IP) in real mode and 32-bits in protected mode.


**ESP:** Stack Pointer:

Used by the stack, call and return instructions.

**EFLAGS:**

Store the state of various conditions in the microprocessor.

# Programmer visible register - EFLAG



The rightmost 5 flag bits and overflow change after many of the arithmetic and logic instructions execute. Data transfer and control instructions never change the flags.

## ■ *C (Carry):*

Holds the carry out after addition or the borrow after subtraction.

Also indicates error conditions.

## ■ *P (Parity):*

0 for odd number of bits and 1 for even.

Obsolete feature of the 80x86.

## ■ *A (Auxiliary Carry):*

Highly specialized flag used by DAA and DAS instructions after BCD addition or subtraction.

# Programmer visible register - EFLAG

## ■ **Z (Zero):**

1 if the result of an arithmetic or logic instruction is 0.

## ■ **S (Sign):**

1 if the sign of the result of an arith. or logic instruction is negative.

## ■ **T (Trap):**

Trap enable. The microprocessor interrupts the flow of instructions on conditions indicated by the debug and control registers.

## ■ **I (Interrupt):**

Controls the operation of the INTR (Interrupt request) pin. If 1, interrupts are enabled. Set by *STI* and *CLI* instructions.

## ■ **D (Direction):**

Selects with increment or decrement mode for the DI and/or SI registers during string instructions. If 1, registers are automatically decremented. Set by *STD* and *CLD* instructions.

## ■ **O (Overflow):**

Set for addition and subtraction instructions.

# Programmer visible register - EFLAG

*80286 and up:*

## ■ ***IOPL (I/O privilege level):***

It holds the privilege level at which your code must be running in order to execute any I/O-related instructions. 00 is the highest.

## ■ ***NT (Nested Task):***

Set when one system task has invoked another through a CALL instruction in protected mode.

*80386 and up:*

## ■ ***RF (Resume):***

Used with debugging to selectively mask some exceptions.

## ■ ***VM (Virtual Mode):***

When 0, the CPU can operate in Protected mode, Virtual 8086 mode or Real mode.

When set, the CPU is converted to a high speed 8086. This bit has enormous impact.

# Programmer visible register - EFLAG

Special Purpose Registers:

○ *EFLAGS* (cont).

*80486SX and up:*

■ *AC (Alignment Check):*

Specialized instruction for the 80486SX.

*Pentium and up:*

■ *VIF (Virtual Interrupt Flag):*

Copy of the interrupt flag bit.

■ *VIP (Virtual Interrupt Pending):*


Provides information about a virtual mode interrupt.

■ *ID (Identification):*

Supports the CPUID instruction, which provides version number and manufacturer information about the microprocessor.

# Memory Segmentation

*Segments and Offsets:*



Segmented addressing allows relocation of data and code.  
OS can assign the segment addresses at run time.

# Programmer visible registers

## *Segment Registers:*

### *CS (Code Segment):*

In real mode, this specifies the start of a 64KB memory segment.

In protected mode, it selects a descriptor.

The code segment is limited to 64KB in the 8086-80286 and 4 GB in the 386 and above.

### *DS (Data Segment):*

Similar to the CS except this segment holds data.

### *ES (Extra Segment):*

Data segment used by some string instructions to hold destination data.

### *SS (Stack Segment):*

Similar to the CS except this segment holds the stack.

ESP and EBP hold offsets into this segment.

### *FS and GS: 80386 and up.*

Allows two additional memory segments to be defined.



# Real Mode Memory Addressing


Only mode available to the 8086 and 8088.

Allow the processor to address only the first 1MB of memory.

DOS requires real mode.

## Segments and Offsets

Physical Address (PA) = Segment start address \* 16 + offset address



# Programmer visible registers

## *Segment registers and offset:*

Syntax is usually given as *seg\_addr:offset*, e.g. *1000:F000* in the previous example to specify *1F000H*.

Implicit combinations of segment registers and offsets are defined for memory references.

For example, the code segment (CS) is always used with the instruction pointer (IP for real mode or EIP for protected mode).

CS:EIP

SS:ESP, SS:EBP

DS:EAX, DS:EBX, DS:ECX, DS:EDX, DS:EDI, DS:ESI, DS:8-bit\_literal, DS:32-bit\_literal

ES:EDI

FS and GS have no default

It is illegal to place an offset larger than FFFF into the 80386 32-bit registers operating in Real Mode.